Power Estimation in High-Level DSP Design Flow (CHALK TALK)

 

chalktalk_ondemand_logo.gif

Want your DSP design to consume less power? Join Amelia Dalton as she talks with Tim Vanevenhoven of Xilinx about new methods for estimating and reducing power consumption in FPGA-based DSP designs 

 


__________________________
 

tim_cropped.jpg

 

Speaker:  Tim Vanevenhoven

DSP Tools Product Manager

Xilinx


Please Sign In

If you have already registered with us, you can sign in here to access this content. If not, register now and get full access to our entire On Demand library of webcasts, white papers and more. Registration is free.

On Demand from Xilinx

Drive the Automotive Market with a Distinct Advantage: Xilinx Automotive Spartan-6 FPGAs (WHITE PAPER)

Lowering Total System Power Using Xilinx FPGAs (CHALK TALK)

Pushing The Envelope in FPGA Design Using PlanAhead (CHALK TALK)

EasyPath-6 FPGAs Deliver Lowest Total Product Cost in Six Weeks (CHALK TALK)

Dual-Processor FPGA Designs Made Easier (CHALK TALK)

« PreviousNext » 1 2 3 4

 

Recent Article Mentions

Showing off in San Jose

Soft Processing and Customizable IP Enable Flexible, High Performance Embedded Design

Recent Company News

Xilinx Showcases End Market Solutions Based on LabVIEW FPGA at NIWeek 2010

Xilinx Launches First High-Density, Rad-Hard Reconfigurable FPGA For Space Applications

Xilinx 7 Series FPGAs Slash Power Consumption by 50% and Reach 2 Million Logic Cells on Industry's First Scalable Architecture

Xilinx Spartan-6 FPGA First in Industry to Support MECHATROLINK-III Interface for Low-cost, High-speed Factory Automation Networks

Xilinx to Showcase Beamforming and Fusion Tracking System at 2010 Military & Aerospace Electronics Forum