Power Estimation in High-Level DSP Design Flow (CHALK TALK)

 

chalktalk_ondemand_logo.gif

Want your DSP design to consume less power? Join Amelia Dalton as she talks with Tim Vanevenhoven of Xilinx about new methods for estimating and reducing power consumption in FPGA-based DSP designs 

 


__________________________
 

tim_cropped.jpg

 

Speaker:  Tim Vanevenhoven

DSP Tools Product Manager

Xilinx


Please Sign In

If you have already registered with us, you can sign in here to access this content. If not, register now and get full access to our entire On Demand library of webcasts, white papers and more. Registration is free.

On Demand from Xilinx

Introducing the Xilinx Targeted Design Platform: Fulfilling the Programmable Imperative (WHITE PAPER)

Lowering System Cost Made Easy with Extended Spartan -3A Family (CHALK TALK)

DSP System Design on FPGAs Using the ISE® Design Suite 10.1 (CHALK TALK)

Designing FPGA-based Systems With Xilinx Design ISE Suite 10.1 (CHALK TALK)

Multi Gigabit Serial I/O with Virtex-5 FXT (CHALK TALK)

« PreviousNext » 1 2 3 4

 

Recent Company News

Treck Releases High Performance TCP/IP Stack Implementation for the Xilinx Spartan-6 FPGA Embedded Platform

Xilinx at Mobile World Congress 2010

Xilinx Demonstrates Plug-and-Play HDTV Reference Design at CES 2010

Xilinx Expands Programmable Advantage for Consumer Digital TV Displays

New Xilinx Connectivity, Embedded, and DSP Kits Enable Increased Productivity and Innovation for System-on-Chip Designs